50X1

BI-MONTHLY PROGRESS REPORT NO. 1 PROJECT NORTHVILLE

Period July 15, 1959 to August 30, 1959

REPORT OF WORK UNDER CONTRACT NO. 635

HTIW

U. S. GOVERNMENT

SUBMITTED BY:	Project Engineer	APPROVED BY:	CANGIMAL SIGNED Manager Program 684	50X ²
DISTRIBUTION:	U. S. Government via BRC Contracts -	- (5 Cepy)	pies)	50X′ 50X′
	Washington Defense Sales Representative - (1 Copy) C. L. Register File 4093 - (1 Copy)			50X1

Copy 2 of 8 Copies

ORIGINAL CLEY	235979 <u> </u>
D DECL X BETTE ON	20/0
EXT BYND 6 YRS BY	SAME
REASON3 C	7(3)

DOCUMENT NO.

NO CHANGE IN CLASS.
DECLASSITIED

CLASS. CHANGED TO: TS 3
DOCUMENT REVIEW DATE:

AUTH: HR 70-2

DATE: 9 1980 REVIEWER: 064540

CONFIDENTIAL

COMBENITAL

Ι **PURPOSE**

Design and develop coincident-current buffer memory packaged within the minimum volume possible. Low cost, standard techniques are to be used where possible. One prototype to be furnished for test and evaluation. Four additional units to be fabricated after approval of prototype.

1. Conferences: Conference Report No. 1 held on July 22, 1959 at

II ACCOMPLISHMENTS

Corporation, Defense Sales Office, Washington, D. C. The purpose of this conference was to discuss packaging and circuit details of buffer memory device.	
Conference Report No. 2 held on August 10, 1959 at	50

decide on memory capacity as determined by options in Conference Report

0X1 50X1 Pa. The purpose of this conference was to

50X1

2. Reports: None.


No. 1.

- Expenditures: Information concerning the utilization of funds during the period will be submitted by a separate report to the Contracting Officer.
- Schedule: The Project Schedule included with this report was based on the effort commencing 1 July 1959. The allotting of funds did not occur until 15 July 1959. There is, therefore, a two-week overall delay. The package design schedule has been extended two weeks but no effect is expected on the end date. The circuit design schedule is still firm, but some slippage could occur. Again there is no expected effect on the end date. The sub-system and unit fabrication have not been started but schedule slippage in this area is expected to be regained once the design effort has been accomplished.

The requirements for the memory have been finalized and the logical design is completed. The major circuit designs have been completed with some testing remaining. All of the basic circuits such as current amplifiers, oscillators, and logic elements will be bench tested before final release for packaging. The magnetic core and transistor evaluation is in process. An overall layout of the memory unit has been completed. This includes the 2560 bit memory, the diode matrix, component boards, interconnecting backboard, and chassis configuration. The memory assembly has been completely detailed and portions are being fabricated to prove out the design. A portion of the diode matrix has been detailed and an experimental assembly will also be fabricated. The component boards, which will contain the circuitry for the logic elements, have been laid out on a preliminary basis. Complete detailing of the component boards is awaiting release of the circuit designs.

III PROBLEMS

None.



Declassified in Part - Sanitized Copy Approved for Release 2013/12/04: CIA-RDP78-03535A002000010034-0

IV FUTURE PLANS

During the next bi-monthly period the effort will be concentrated on those areas that will aid in regaining schedule slippage. Particularly, completion of the circuit design effort will be a major goal. The parts requirement will be detailed early in the period to allow ordering to be accomplished as early as possible. The electrical parts are not expected to present procurement difficulties. As the memory section will be ready for fabrication plans will be made to begin assembly upon receipt of components. The packaging effort will be concentrated on the component board details followed by the details for the interconnecting backboard. After this the controls and battery assembly will be considered.

Declassified in Part - Sanitized Copy Approved for Release 2013/12/04 : CIA-RDP78-03535A002000010034-0

Declassified in Part - Sanitized Copy Approved for Release 2013/12/04 : CIA-RDP78-03535A002000010034-0 50X1 PROJECT TITLE NORTHVILLE - PHASE I PROJECT ENGR. CONTRACT NO. ADMIN. ENGR. ____ REVISION _____ 635 SPECIAL PRODUCTS DIVISION 7-22-59 PROJECT SCHEDULE CONFIDENTIAL SEPT OCT NOV DEC JAW FEB MAR PROBLEM DISCUSSION SYSTEM & LOGIC DESIGN BASIC CIRCUIT DESIGN PARTS ORDERED/RECEIVED Ŋ BASIC PACKAGE DESIGN EUB-SYSTEM & UNIT FAR CIRCUIT OPERATION & DERUG No. No. L REPORT MILESTONE TECH REPORT MFIDENTIAL